Simon Game in Verilog

A two-player memory game in Verilog, built on the same controller-and-datapath split as my LC-3 processor. The FSM owns game flow (generate, play back, read input, judge, advance); the datapath owns sequence storage and comparison. Verified module by module before full-game simulation and FPGA deployment.